or •



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 01/16/2004

| APPLICATION NO.     | FI              | LING DATE  | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.    | CONFIRMATION NO. |
|---------------------|-----------------|------------|----------------------|------------------------|------------------|
| 10/032,894          | ,894 10/26/2001 |            | John Erik Lindholm   | NVIDP011A/P000094 7963 |                  |
| 23419               | 7590            | 01/16/2004 |                      | EXAMINER               |                  |
| COOLEY O            |                 | •          | HAVAN, THU THAO      |                        |                  |
| 5 PALO ALTO SQUARE  |                 |            |                      | ART UNIT               | PAPER NUMBER     |
| PALO ALTO, CA 94306 |                 |            |                      | 2672                   | 12               |

Please find below and/or attached an Office communication concerning this application or proceeding.

|  | Application No.   | Applicant(s)   |  |
|--|---|--|--|
|  | 10/032,894  | LINDHOLM ET AL.  |  |
| Office Action Summary  | Examiner  | Art Unit   |  |
|  | Thu-Thao Havan  | 2672   |  |
| The MAILING DATE of this communication app<br>Period for Reply   | ears on the cover sheet with the c  | orrespondence address  |  |
| A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status  | 36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE   | nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).                                   |  |
| 1) Responsive to communication(s) filed on 29 Oc   | <u>ctober 2003</u> .  |  |  |
| 2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This a   | action is non-final.  |  |  |
| 3) Since this application is in condition for allowant closed in accordance with the practice under E  |   |  |  |
| Disposition of Claims  |   |  |  |
| 4) ☐ Claim(s) 24-35,40 and 41 is/are pending in the 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 24-35,40 and 41 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or   | vn from consideration.  |  |  |
| Application Papers   | ·   |  |  |
| 9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the confidence of Replacement drawing sheet(s) including the correction of the confidence of         | epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj   | e 37 CFR 1.85(a).<br>ected to. See 37 CFR 1.121(d).  |  |
| Priority under 35 U.S.C. §§ 119 and 120  |   | •  |  |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list of 13) Acknowledgment is made of a claim for domestic since a specific reference was included in the firs 37 CFR 1.78.  a) The translation of the foreign language provided in the first sentence of the reference was includ | s have been received. s have been received in Application ity documents have been received in (PCT Rule 17.2(a)). of the certified copies not received priority under 35 U.S.C. § 119(a) it sentence of the specification or visional application has been received priority under 35 U.S.C. §§ 120 | on No ed in this National Stage ed. e) (to a provisional application) in an Application Data Sheet. eived. and/or 121 since a specific |  |
| Attachment(s)  |   |  |  |
| Notice of References Cited (PTO-892)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  Information Disclosure Statement(s) (PTO-1449) Paper No(s)   | 5) Notice of Informal P   | (PTO-413) Paper No(s)<br>atent Application (PTO-152)   |  |

Art Unit: 2672

#### **DETAILED ACTION**

## Response to Arguments

Applicant's arguments with respect to claims 24-35 and 40-41 have been considered but are most in view of the new ground(s) of rejection.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claims **24-35** and **40-41** are rejected under 35 U.S.C. 102(e) as being unpatentable by Krech, Jr (US patent no. 6,184,902).

Re claim **24**, Krech discloses a lighting system for graphics processing (<u>col. 1</u>, <u>lines 48-67</u>), comprising at least one input buffer adapted for being coupled to a transform system for receiving vertex data therefrom (<u>fig. 5</u>), a multiplication logic unit coupled to the at least one input buffer (<u>fig. 3—element 55</u>), an arithmetic logic unit coupled to the at least one input buffer and the multiplication logic unit (<u>col. 3</u>, <u>lines 22-34</u>), a register unit coupled to the arithmetic logic unit (<u>col. 14</u>, <u>lines 28-55</u>), and a lighting logic unit coupled to the arithmetic logic unit, the at least one input buffer, and the multiplication logic unit (<u>col. 3</u>, <u>lines 22-34</u>; <u>figs. 3-5</u>). In other words, Krech teaches architecturally, the geometry accelerator includes a plurality of processing elements

Art Unit: 2672

(e.g., an arithmetic logic unit, a multiplier, a divider, a compare mechanism, a clamp mechanism, etc.) and a plurality of control units (e.g., a transform mechanism, a decomposition mechanism, a clip mechanism, a bow-tie mechanism, a light mechanism, a classify mechanism, a plane equation mechanism, a fog mechanism. etc.) that utilize the processing elements for performing data manipulations upon image data. In that each of the individual control unit logic elements situated within the control unit logic assists a corresponding control unit in accomplishing branching and indirect addressing. Each of the individual control unit logic elements is configured to make logical decisions for its respective control unit based upon and as a function of state data, including in the preferred embodiment, two least significant bits (LSBs) of the next address from the current instruction of the ROM, the branch field from the current instruction of the ROM, a condition code from the current instruction of the ROM, last vertex and light signals from a vertex/light counter indicative of whether or not the current instruction involves the last vertex and last light to be processed in a grouping of vertices/lights associated with a code subroutine, and the flags from the stack.

Re claim 25, Krech discloses multiplication logic unit has a feedback loop coupled to an input thereof (col. 11, line 45 to col. 13, line 15; fig. 7). In other words, Krech teaches a vertex looping routine is commenced, which processes data associated with a vertex of the primitive during each loop operation. The appropriate control unit logic element determines via the last vertex bit whether the vertex that was recently operated on in the past by the stack is the last vertex of the primitive that is currently at issue.

Art Unit: 2672

Re claim **26**, Krech discloses lighting logic unit is coupled to the multiplication logic unit via a conversion module adapted for converting scalar vertex data to vector vertex data (<u>fig. 5</u>).

Re claim 27, Krech discloses arithmetic logic unit and the multiplication logic unit include multiplexers (col. 3, line 15 to col. 4, line 41). Krech teaches in architecture, the geometry accelerator includes a plurality of processing elements (e.g., an arithmetic logic unit, a multiplier, a divider, a compare mechanism, a clamp mechanism, etc.) and a plurality of control units (e.g., a transform mechanism, a decomposition mechanism, a clip mechanism, a bow-tie mechanism, a light mechanism, a classify mechanism, a plane equation mechanism, a fog mechanism, etc.) that utilize the processing elements for performing data manipulations upon image data. In accordance with the invention, the control units are implemented in a read-only memory (ROM) via microcode instructions.

Re claims 28-29, Krech discloses multiplication logic unit includes three multipliers coupled in parallel and arithmetic logic includes three adders coupled in series and parallel (col. 5, lines 14-45; col. 14, lines 13-48; figs. 4-5). In figure 4, Krech discloses the implementation enables multiway logic branching, which further enhances performance. In other words, multiple decisions can be made at the same time and in parallel. Moreover, the data path control field, which is passed to the stack from the ROM on connection, causes the ALU 54 (figure 5) to execute by adding operands A and B. Operands A and B are retrieved from the registers and/or RAM, the location of which is defined in the data path control of the instruction.

Art Unit: 2672

Re claims **30 and 34**, the limitations of claims 30 and 34 are identical to claim 24 above except for a memory. Therefore, claims 30 and 34 are treated the same as discussed with respect to claim 24 above. Krech's teaching is a computer graphics systems implemented in a read-only memory. It is apparent that a read-only memory is a memory.

Re claim **31**, Krech discloses memory includes a plurality of constants for processing the vertex data (<u>col. 14</u>, <u>line 39 to col. 15</u>, <u>line 4</u>).

Re claims **32-33**, Krech discloses memory has a read terminal coupled to the multiplication logic unit (<u>fig. 4</u>). Krech teaches Read-only memory. In that he discloses Figure 4 is an electronic block diagram showing a geometry accelerator of the invention having control units implemented in a read-only memory (ROM) and branch logic configured to assist instruction branching within the ROM.

Re claims **35** and **40-41**, the limitations of claims 35 and 40-41 are identical to claim 24 above except for a flag. Therefore, claims 35 and 40-41 are treated the same as discussed with respect to claim 24 above. Krech's teaches the processing elements are configured to provide flags (10 bits) to the branch logic (col. 6, line 53 to col. 7, line 9; fig. 6). Each microcode instruction residing in the ROM has at least the fields set forth in figure 6. Referring to figure 6, each instruction includes a branch field, a next address field, a next vertex field, a next light field, an init flag field, a data path control (instruction) field, a condition code field, and an operational control unit identification (ID) field.

Art Unit: 2672

i.

### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Krech, Jr et al., US patent no. 5,930,519

Takeda et al., US patent no. 5,748,198

Rossin et al., US Patent No. 5,886,711

Gonzalex-Lopez et al., US Patent No. 4,866,637

Harris et al., US Patent No. 6,097,395

## Inquiries

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thu-Thao Havan whose telephone number is (703) 308-7062. The examiner can normally be reached on Monday to Thursday from 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Razavi can be reached on (703) 305-4713.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Art Unit: 2672

Page 7

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Thu-Thao Havan Art Unit: 2672 December 29, 2003

> MICHAEL RAZAVI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600